

AMENDMENTS TO THE CLAIMS:

Please cancel claims 1, 15, 16 and 26, without prejudice. Kindly amend claims 6, 17-21 and 27, and add new claims 28-31, as shown below.

This listing of claims will replace all prior versions and listings of claims in the Application:

Claim 1 (canceled):

Claim 2 (previously presented) A CMOS reference voltage circuit for generating and outputting a reference voltage, including:

first and second diode-connected transistors, respectively grounded and driven by two constant currents with a constant current ratio; and

means for amplifying a differential voltage between output voltages of said first and second diode-connected transistors by a predetermined factor and summing a resulting amplified voltage to the output voltage of said first or second diode-connected transistor, in which

said means for amplifying and summing comprises:

first and second operational transconductance amplifiers (OTAs); and

a current mirror circuit, wherein

said first OTA has an output terminal and receives said differential voltage; and

said second OTA has a first input terminal for receiving the output voltage from said first or second diode-connected transistor and has a second input terminal connected to an output terminal of said second OTA and driven with a current proportional to an output current of said first OTA, an output terminal voltage of said second OTA being said reference voltage;

HAYES SOLOWAY P.C.
130 W. CUSHING ST.
TUCSON, AZ 85701
TEL. 520.882.7623
FAX. 520.882.7643

175 CANAL STREET
MANCHESTER, NH 03101
TEL. 603.668.1400
FAX. 603.668.8567

said current mirror circuit having an input end connected to the output terminal of the first OTA and an output end connected to the second input terminal of the second OTA,

wherein the transconductance gm_1 of said first OTA is equal to the transconductance gm_2 of said second OTA ($gm_1 = gm_2$); and

the current ratio of an input current to an output current in said current mirror circuit being set to $1:K_2$, where $K_2 > 1$, to attain a desired amplification factor.

Claim 3 (previously presented) A CMOS reference voltage circuit for generating and outputting a reference voltage, including:

first and second diode-connected transistors, respectively grounded and driven by two constant currents with a constant current ratio; and

means for amplifying a differential voltage between output voltages of said first and second diode-connected transistors by a predetermined factor and summing a resulting amplified voltage to the output voltage of said first or second diode-connected transistor, in which

said means for amplifying and summing comprises:

first and second operational transconductance amplifiers (OTAs); and

a current mirror circuit, wherein

said first OTA has an output terminal and receives said differential voltage; and

said second OTA has a first input terminal for receiving the output voltage from said first or second diode-connected transistor and has a second input terminal connected to an output terminal of said second OTA and driven with a current proportional to an output current of said first OTA, an output terminal voltage of said second OTA being said reference voltage;

said current mirror circuit having an input end connected to the output terminal of the first OTA and an output end connected to the second input terminal of the second OTA,

wherein the current ratio of an input current to an output current in said current mirror circuit is 1:1; and

wherein the transconductance gm_1 of said first OTA1 and the transconductance gm_2 of said second OTA 2 are set so that

$$gm_1 = K_2 \times gm_2, \text{ where } K_2 > 1$$

to attain a desired amplification factor.

Claim 4 (previously presented): A CMOS reference voltage circuit for generating and outputting a reference voltage, including:

first and second diode-connected transistors, respectively grounded and driven by two constant currents with a constant current ratio; and

means for amplifying a differential voltage between output voltages of said first and second diode-connected transistors by a predetermined factor and summing a resulting amplified voltage to the output voltage of said first or second diode-connected transistor, in which

said means for amplifying and summing comprises:

first and second operational transconductance amplifiers (OTAs); and

a current mirror circuit, wherein

said first OTA has an output terminal and receives said differential voltage; and

said second OTA has a first input terminal for receiving the output voltage from said first or second diode-connected transistor and has a second input terminal connected to an output

terminal of said second OTA and driven with a current proportional to an output current of said first OTA, an output terminal voltage of said second OTA being said reference voltage;

said current mirror circuit having an input end connected to the output terminal of the first OTA and an output end connected to the second input terminal of the second OTA,

wherein the current ratio of an input current to an output current in said current mirror circuit is set to $1:K_2$, where $K_2 > 1$; and

wherein the transconductance gm_1 of said first OTA1 and the transconductance gm_2 of said second OTA 2 are set so that

$$gm_1 = K_3 \times gm_2, \text{ where } K_3 > 1$$

to attain a desired amplification factor.

Claim 5 (previously presented): A CMOS reference voltage circuit for generating and outputting a reference voltage, including:

first and second diode-connected transistors, respectively grounded and driven by two constant currents with a constant current ratio; and

means for amplifying a differential voltage between output voltages of said first and second diode-connected transistors by a predetermined factor and summing a resulting amplified voltage to the output voltage of said first or second diode-connected transistor, in which

said means for amplifying and summing comprises (K_2+1) differential pairs, K_2 being an integer greater than 1, wherein

the first differential pair receives said differential voltage;

one transistor of the second differential pair receives the output voltage of the first or second diode-connected transistor, whilst the other transistor of said second differential pair is

diode-connected and is driven with a current proportional to an output current of one of the transistors of the first differential pair;

output voltages of diode-connected transistors of the second to number $K2$ differential pairs are applied to one of the differential pair transistors of the third to the number $(K2+1)$ differential pairs, respectively, whilst the other transistors of the differential pair transistors are diode-connected and driven by currents proportional to the output current of the one transistor of the first differential pair;

the first to number $(K2+1)$ differential pairs are driven with the $(K2+1)$ constant currents bearing a predetermined constant current ratio relative to one another; and

the differential input voltages of the second to number $(K2+1)$ differential pairs are summed together to produce an amplified voltage with a desired amplification factor.

Claim 6 (currently amended): A CMOS reference voltage circuit for generating and outputting a reference voltage, including:

first and second diode-connected transistors, respectively grounded and driven by two constant currents with a constant current ratio; and

a means for amplifying a differential voltage between output voltages of said first and second diode-connected transistors by a predetermined factor and summing a resulting amplified voltage to the output voltage of said first or second diode-connected transistor, in which

said means for amplifying and summing comprises $(K2+1)$ differential pairs, $K2$ being an integer greater than $[[1]]$ 2, wherein

the first differential pair receives said differential voltage;

one transistor of the second differential pair receives the output voltage of the first or second diode-connected transistor, whilst the other transistor of said second differential pair is diode-connected;

the differential transistors of the third to number $K2$ differential pairs are diode-connected, a diode-connected differential transistor of a preceding stage differential pair and a diode-connected differential transistor of a subsequent stage differential pair being driven by constant currents with a predetermined constant current ratio $K2$;

the differential transistors of the number $(K2+1)$ differential pairs are diode-connected, one diode-connected differential transistor being driven by a constant current along with the other diode-connected differential transistor of a preceding stage differential pair, the other diode-connected transistor being driven with the current proportional to the output current of said first differential pair;

the first to number $(K2+1)$ differential pairs are driven with $(K2+1)$ constant currents bearing a certain constant current ratio to one another; and

the differential input voltages of the second to number $(K2+1)$ differential pairs are summed together to produce a desired amplification factor.

Claim 7 (previously presented): A CMOS reference voltage circuit for generating and outputting a reference voltage, including:

first and second diode-connected transistors, respectively grounded and driven by two constant currents with a constant current ratio; and

means for amplifying a differential voltage between output voltages of said first and second diode-connected transistors by a predetermined factor and summing a resulting amplified voltage to the output voltage of said first or second diode-connected transistor, in which

said means for amplifying and summing is comprised of two differential pairs,

one of the differential transistors of a second one of said differential pairs receiving the output voltage of the first or second diode-connected transistors, the other differential transistor being diode-connected and being driven with a current proportional to an output current of one of the transistors of the first differential pair;

said first differential pair and the second differential pair being driven with two constant currents having a constant current ratio to each other;

an operating input voltage range of said second differential pair being a predetermined number multiple of the operating input voltage range of said first differential pair to produce a desired amplification factor.

Claim 8 (previously presented): The CMOS reference voltage circuit as defined in claim 7 wherein the emitter area of said first diode-connected transistor is equal to the emitter area of said second diode-connected transistor, with the ratio of two constant currents corresponding to said first and second diode-connected transistors not being equal to 1.

Claim 9 (previously presented): The CMOS reference voltage circuit as defined in claim 7 wherein the size of the first diode-connected transistor is K1 times the size of the second diode-connected transistor, with the driving current ratio of said first and second diode-connected transistors not being equal to 1,

wherein K1 is an integer greater than 1.

Claim 10 (previously presented): The CMOS reference voltage circuit as defined in claim 7 wherein the size of the first diode-connected transistor differs from the size of the second diode-connected transistor, with the driving current ratio of said first and second diode-connected transistors being equal to 1.

Claim 11 (previously presented): The CMOS reference voltage circuit as defined in claim 7 further comprising a third differential pair, wherein the gate W/L ratio of each transistor of said first differential pair is K2 times the gate W/L ratio of each transistor of said second differential pair, W and L being the gate width and the gate length of the transistor, respectively; the driving current of said second differential pair being K3 times the driving current of said third differential pair; the output current of the first differential pair being multiplied by K3 to drive the diode-connected transistor of the second differential pair to produce the desired amplification factor;
wherein K2 and K3 are integers greater than 1.

Claim 12 (withdrawn): A CMOS reference voltage circuit for generating and outputting a reference voltage, comprising:

a diode-connected transistor, having an emitter grounded and being driven with a constant current; and

an operational amplifier for receiving an output voltage of said diode-connected transistor, said operational amplifier being arranged in a voltage follower type configuration and having an input offset;

a reference voltage being output from an output terminal of said operational amplifier.

Claim 13 (withdrawn): The CMOS reference voltage circuit as defined in claim 12 wherein

said operational amplifier is driven with a constant current; the gate W/L ratio of two transistors constituting an input differential pair of said operational amplifier is 1:K2;

the gate W/L ratio of two transistors constituting an active load operating as a load to the two transistors of said input differential pair is K3:1; and

said offset of said operational amplifier is summed to said output voltage of said diode-connected transistor to produce said reference voltage.

Claim 14 (withdrawn): The CMOS reference voltage circuit as defined in claim 12 wherein said operational amplifier is driven with the constant current; the gate W/L ratio of two transistors constituting an input differential pair is K2:1;

the gate W/L ratio of the two transistors constituting an active load operating as a load to the two transistors is 1:K3; and

said offset of said operational amplifier is subtracted from said output voltage of said diode-connected transistor to produce said reference voltage.

Claim 15 (canceled)

Claim 16 (canceled)

Claim 17 (currently amended): A reference voltage circuit, comprising:
first and second emitter-grounded bipolar transistors, each having a base connected to a collector, with each collector being fed with a respective constant current;
first and second operational ~~conductance~~ transconductance amplifiers (OTAs), each having at least a first input terminal and a second input terminal and adapted for outputting from an output

terminal a current proportional to a differential voltage between voltages applied to said first and second input terminals; and

a current mirror circuit having at least an input end and an output end, with the ratio of the current fed to said input end to the current output from the output end being of a predetermined value, wherein

the collectors of the first and second bipolar transistors are connected respectively to the first and second input terminals of the first OTA;

said output terminal of said first OTA is connected to said input end of said current mirror circuit;

the output terminal of said second OTA and said collector of said second bipolar transistor are respectively connected to the first and second input terminals of said second OTA; and

a connection node of said first input terminal and the output terminal of said second OTA are is connected to said output end of said current mirror circuit, said output terminal of said second OTA outputting a reference voltage; wherein

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor is of a value different from 1 and the respective constant currents are equal and are supplied to the respective collectors;

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor being of a value equal to 1 and the ratio of the respective constant currents driving the first bipolar transistor and the second bipolar transistor being of a value different from 1; or

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor being of a value different from 1 and the ratio of the respective constant currents driving the first bipolar transistor and the second bipolar transistor being of a value different from 1; and

the differential voltage ΔV_{BE} of the base-to-emitter voltages (V_{BE1} and V_{BE2} , respectively) of said first and second bipolar transistors being of a value proportional to V_T (thermal voltage) having a positive temperature characteristic;

the current ratio of said current mirror circuit being K_2 ;

the values of transconductance of said first and second OTAs being g_{m1} and g_{m2} , respectively; and

the reference voltage output from said output ~~end~~ terminal of said second OTA being given by

$$V_{BE2} + \{K_2 \times \Delta V_{BE} \times g_{m1}\} / g_{m2}.$$

Claim 18 (currently amended): A reference voltage circuit comprising:

first and second bipolar transistors, each having ~~[[a]]~~ an emitter grounded and having a base connected to a collector, with each collector being fed with a respective first and second constant current;

a first differential pair comprised of a pair of MOS transistors, having sources connected in common and driven with a ~~single~~ third constant current and having gates for receiving differentially base-to-emitter voltages of said first and second bipolar transistors;

a current mirror circuit having an input end and plural (~~K2~~) K2 number of output ends, said current mirror circuit receiving from said input end an output current of said first

differential pair and outputting output currents proportional to the input current at said plural ~~(K2)~~ K2, where (K2 ≥ 3), number of output ends;

a second differential pair comprised of a pair of MOS transistors, having sources connected in common and driven with a ~~single~~ fourth constant current, one of the MOS transistors having a gate fed with the base-to-emitter voltage of said second bipolar transistor and the other MOS transistor having a gate connected to a drain and connected to the first output end of said current mirror circuit; and

a third to number (K2+1) differential pairs, each comprised of a pair of MOS transistors, having sources connected in common and driven with ~~a single~~ a 5 to (K2 + 3) constant current, one MOS transistor of said differential pair of said third to number (K2 + 1) differential pairs having a gate connected to a gate of a MOS transistor of a preceding stage 2 to (K2) differential pair ~~having and~~ a drain connected to a gate, the other MOS transistor of said third to (K2 + 1) differential pair having a drain connected to a gate and connected to a corresponding output end of the current mirror circuit;

a reference voltage being taken out at the drain of the other MOS transistor of the number (K2+1) differential pair said (K2+1) differential pair having the drain and the gate connected together.

Claim 19 (currently amended): A reference voltage circuit comprising:

first and second bipolar transistors, each having ~~[[a]]~~ an emitter grounded and having a base connected to a collector, with each collector being fed with a respective first and second constant current; and

a 1 to (K2 + 1), where (K2 ≥ 3), differential pairs comprised of MOS transistors, further comprising: [[:]]

[[a]] said first differential pair comprised of a pair of MOS transistors, having sources connected in common driven with a ~~single~~ third constant current and having gates for receiving differentially base-to-emitter voltages of said first and second bipolar transistors;

a first current mirror circuit having an input end and an output end, said first current mirror circuit receiving from said input end an output current of said first differential pair and outputting output currents proportional to the input current at said output end;

a second current mirror circuit having an input end and plural (K2) number of output ends, said second current mirror circuit receiving from said input end a fourth constant current from a constant current source and outputting output currents proportional to the input constant current at said K2 output ends;

[[a]] said second differential pair comprised of a pair of MOS transistors, having sources connected in common driven with a ~~single~~ fifth constant current, one of the MOS transistors having a gate fed with the base-to-emitter voltage of said second bipolar transistor and the other MOS transistor having a gate connected to a drain and connected to the first output end of said second current mirror circuit;

said third to number K2 differential pairs, each comprised of a pair of MOS transistors, having sources connected in common driven with a ~~single~~ a 6 to (K2 + 3) constant current, each MOS transistor having a drain and a gate connected together, one MOS transistor of said differential pair of said third to number ~~(K2+1)~~ (K2) differential pairs, having a drain connected to a drain of the other MOS transistor of a preceding stage differential pair, said other

MOS transistor having a drain and a gate connected together, said drain of said one MOS transistor being connected to the corresponding output end of the second current mirror circuit,

the other MOS transistor of said third to (K2) differential pair, having a drain connected to a drain of one MOS transistor of a subsequent stage differential pair, said one MOS transistor having a drain and a gate connected together, said drain of the other MOS transistor being connected to a corresponding output end of said second current mirror circuit; and

~~a number (2K2+1)~~ said (K2 + 1) differential pair comprising a pair of MOS transistors having sources connected in common driven with a ~~single~~ (K2 + 4) constant current, each MOS transistor of said pair having a drain and a gate connected together, the drain of one of the MOS transistors being connected to the drain of ~~the other one~~ one MOS transistor ~~of the number in said K2~~ differential pair and having a drain and a gate connected together~~[[,]]~~ with said drain also being connected to said output end of said first current mirror circuit, a reference voltage being taken out at the drain of the other MOS transistor of the (K2 + 1) differential pair as an output terminal.

Claim 20 (currently amended): The reference voltage circuit as defined in claim 18 wherein

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor is of a value different from 1 and the ~~respective~~ first and second constant currents are equal and are supplied to the respective collectors;

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor is of a value equal to 1 and the ratio of the ~~respective~~ first and second constant

currents driving the first bipolar transistor and the second bipolar transistor is of a value different from 1; or

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor is of a value different from 1 and the ratio of the ~~respective~~ first and second constant currents driving the first bipolar transistor and the second bipolar transistor is of a value different from 1; and wherein

the differential voltage ΔV_{BE} of the base-to-emitter voltages (V_{BE1} and V_{BE2} , respectively) of said first and second bipolar transistors is of a value proportional to V_T (thermal voltage) having a positive temperature characteristic;

the reference voltage output from said number $(K2 + 1)$ differential pair being given by $V_{BE2} + K2 \times \Delta V_{BE}$.

Claim 21 (currently amended): A reference voltage circuit comprising:

first and second bipolar transistors, each having ~~[[a]]~~ an emitter grounded and having a base connected to a collector, with each collector being fed with a respective constant current;

a first differential pair comprised of a pair of MOS transistors, having sources connected in common driven with a single constant current and having gates for receiving differentially base-to-emitter voltages of said first and second bipolar transistors;

a current mirror circuit having an input end and an output end, said input end being fed with an output current of said first differential pair and said output end outputting an output current corresponding to a preset proportion of the input current; and

a second differential pair comprised of a pair of MOS transistors, having sources connected in common driven with a single constant current, the gate of one of the MOS

transistors being fed with the base-to-emitter voltage of said second bipolar transistor, the other MOS transistor having a drain and a gate connected together and connected to said output end of said current mirror circuit;

a reference voltage being taken out from the drain of the other MOS transistor of said second differential pair as an output terminal.

Claim 22 (withdrawn): A reference voltage circuit including a differential amplifier circuit, said differential amplifier circuit comprising:

a differential pair comprised of first and second MOS transistors, having sources connected in common and driven with a constant current; and

a first current mirror circuit comprised of third and fourth MOS transistors, connected to the drains of the first and second MOS transistors of said differential pair, said third and fourth MOS transistors acting as active loads, wherein

the gate W/L ratio of each of said first and second MOS transistors is $1:K_2$, with K_2 being an integer larger than 1,

the gate W/L ratio of each of said third and fourth MOS transistors is $K_3:1$, with K_3 being an integer larger than 1; or

the gate W/L ratio of said first and second MOS transistors is $K_2:1$, with the gate W/L ratio of said third and fourth MOS transistors being $1:K_3$; and

there is provided a bipolar transistor, having an emitter grounded and having a base and a collector connected together with the collector fed with a constant current; the collector of said bipolar transistor being connected to the gate of said first MOS transistor, a drain and a gate of

the second MOS transistor being connected together, a reference voltage being taken out from the drain of said second MOS transistor as an output terminal.

Claim 23 (withdrawn): The reference voltage circuit as defined in claim 22 comprising:

a fifth MOS transistor having a source grounded, a drain connected to one end of a resistor and having a gate coupled to the other end of said resistor;

a sixth MOS transistor having a source grounded and having a gate connected to the drain of said fifth MOS transistor; and

a second current mirror circuit having an input end and a plurality of output ends, said input end being connected to the drain of said sixth MOS transistor and having said output ends connected to the common source of said first and second MOS transistors of said differential pair and to the collector of said bipolar transistor.

Claim 24 (withdrawn): A reference voltage circuit including a differential amplifier circuit, said differential amplifier circuit comprising:

a differential pair comprised of first and second MOS transistors, having sources connected in common and driven with a constant current;

a first current mirror circuit comprised of third and fourth MOS transistors, connected respectively to the drains of the first and second MOS transistors of said differential pair, said third and fourth MOS transistors acting as active load; and

a fifth MOS transistor arranged in a source follower configuration, having a gate connected to the drain of the second MOS transistor and driven with a constant current, wherein

the gate W/L ratio of said first and second MOS transistors is 1:K2, where K2 being an integer larger than 1, with the gate W/L ratio of said third and fourth MOS transistors being K3:1, where K3 being an integer larger than 1; or

the gate W/L ratio of said first and second MOS transistors is K2:1, with the gate W/L ratio of said third and fourth MOS transistors being 1:K3;

a source of said fifth MOS transistor is an output terminal; said output terminal being connected to the gate of said second MOS transistor of said differential pair to form a voltage follower; and

there being provided a bipolar transistor, having an emitter grounded and having a base and a collector connected together, with the collector being driven with a constant current;

the collector of said bipolar transistor being connected to the gate of said first MOS transistor of said differential pair;

a reference voltage being taken out at said output terminal.

Claim 25 (withdrawn): The reference voltage circuit as defined in claim 24 comprising:

a sixth MOS transistor having a source grounded, a drain connected to one end of a resistor and having a gate connected to the other end of said resistor;

a seventh MOS transistor having a source grounded and having a gate connected to a drain of said sixth MOS transistor; and

a second current mirror circuit including one input end and a plurality of output ends, having the input end connected to the drain of the seventh MOS transistor and having the output end connected to the drain of said sixth MOS transistor, the source of said fifth MOS transistor,

the common source of the first and second MOS transistors of said differential pair and to the collector of said bipolar transistor.

Claim 26 (canceled)

Claim 27 (currently amended): The reference voltage circuit as defined in claim 19 wherein

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor is of a value different from 1 and the ~~respective~~ first and second constant currents are equal and are supplied to the respective collectors;

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor is of a value equal to 1 and the ratio of the ~~respective~~ first and second constant currents driving the first bipolar transistor and the second bipolar transistor is of a value different from 1; or

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor is of a value different from 1 and the ratio of the ~~respective~~ first and second constant currents driving the first bipolar transistor and the second bipolar transistor is of a value different from 1; and wherein

the differential voltage ΔV_{BE} of the base-to-emitter voltages (V_{BE1} and V_{BE2} , respectively) of said first and second bipolar transistors is of a value proportional to V_T (thermal voltage) having a positive temperature characteristic;

the reference voltage output from said number $(K2 + 1)$ differential pair being given by $V_{BE2} + K2 \times \Delta V_{BE}$.

Claim 28 (new): A CMOS reference voltage circuit for generating and outputting a reference voltage, including:

first and second diode-connected transistors, respectively grounded and driven by two constant currents with a constant current ratio; and

means for amplifying a differential voltage between output voltages of said first and second diode-connected transistors by a predetermined factor and summing a resulting amplified voltage to the output voltage of said first or second diode-connected transistor, in which said means for amplifying and summing comprises:

first and second operational transconductance amplifiers (OTAs); and

a current mirror circuit connected between said first and second OTAs, wherein

said first OTA receives said differential voltage; and

said second OTA has a first input terminal for receiving the output voltage from said first or second diode-connected transistor and has a second input terminal connected to an output terminal of said second OTA and driven with a current proportional to an output current of said first OTA, an output terminal voltage of said second OTA being said reference voltage.

Claim 29 (new): The CMOS reference voltage circuit as defined in claim 28 wherein a bipolar transistor is employed as one of said diode-connected transistors.

Claim 30 (new): A reference voltage circuit, comprising:

first and second emitter-grounded bipolar transistors, each having a base connected to a collector, with each collector being fed with a respective constant current;

first and second operational transconductance amplifiers (OTAs), each having at least a first input terminal and a second input terminal and adapted for outputting from an output

terminal a current proportional to a differential voltage between voltages applied to said first and second input terminals; and

a current mirror circuit having at least an input end and an output end, with the ratio of the current fed to said input end to the current output from the output end being of a predetermined value, wherein

the collectors of the first and second bipolar transistors are connected respectively to the first and second input terminals of the first OTA;

said output terminal of said first OTA is connected to said input end of said current mirror circuit;

the output terminal of said second OTA and said collector of said second bipolar transistor are respectively connected to the first and second input terminals of said second OTA; and

a connection node of said first input terminal and the output terminal of said second OTA is connected to said output end of said current mirror circuit, and said output terminal of said second OTA outputs a reference voltage.

Claim 31 (new): A reference voltage circuit, comprising:

an emitter-grounded bipolar transistor having a base connected to a collector, with each collector being fed with a respective constant current and a cathode-grounded diode;

first and second operational transconductance amplifiers (OTAs), each having at least a first input terminal and a second input terminal and adapted for outputting from an output terminal a current proportional to a differential voltage between voltages applied to said first and second input terminals; and

a current mirror circuit having at least an input end and an output end, with the ratio of the current fed to said input end to the current output from the output end being of a predetermined value, wherein

either the bipolar transistor or the diode is connected to the first input terminal of the first OTA, and the other of the bipolar transistor or the diode is connected to the second input terminal of the first OTA;

said output terminal of said first OTA is connected to said input end of said current mirror circuit;

the output terminal of said second OTA and either the bipolar transistor or the diode that is connected to the second input terminal of the first OTA is connected to the first and second input terminals of said second OTA respectively; and

a connection node of said first input terminal and the output terminal of said second OTA is connected to said output end of said current mirror circuit, said output terminal of said second OTA outputting a reference voltage.

HAYES SOLOWAY P.C.
130 W. CUSHING ST.
TUCSON, AZ 85701
TEL. 520.882.7623
FAX. 520.882.7643

175 CANAL STREET
MANCHESTER, NH 03101
TEL. 603.668.1400
FAX. 603.668.8567